title

CONVECS Home Page

Content-Type

text/html; CHARSET=iso-8859-1

keywords

INRIA, CONVECS, CADP, TRAIAN, ACTL, CTL, E-LOTOS, HML, Kripke structure, LOTOS, Markov chain, Petri net, alternation-free mu-calculus, analysis, asynchronous concurrency, asynchronous system, automata, automaton, behaviour restriction, bisimulation, boolean equation system, branching bisimulation, cache coherence, code generation, communication protocol, compilation, compiler, compiling, compositional verification, concurrency, concurrent behaviour, concurrent process, concurrent system, conformance testing, critical application, critical system, deadlock detection, diagnostic generation, distributed algorithm, distributed application, distributed system, embedded system, enumerative verification, equivalence checking, error detection, exhaustive verification, finite state machine, formal description technique, formal methods, formal model, formal specification, formal verification, graph edition, graph format conversion, graph format, graph visualization, graphical simulation, graphical user interface, guided simulation, interactive simulation, intermediate format, label hiding, label renaming, labeled transition system, labelled transition system, language, liveness property, liveness, minimization, model checking, model, modelling, mu-calculus, multiprocessor architecture, network of communicating automata, observational equivalence, on-the-fly verification, parallel architecture, parallel composition, parallel programming, parallelism, preorder checking, probabilistic labeled transition system, process algebra, program verification, programming interface, protocol engineering, random execution, rapid prototyping, reachability analysis, real time, restriction interface, safety equivalence, safety property, safety, script, security, semantics, simulation, software engineering, specification, state space exploration, static analysis, stochastic system, strong bisimulation, synchronisation, synchronization product, synchronization, system design, temporal logic, test case, test generation, test purpose, test, testing, validation, verification, visualisation, visualization

stylesheet

convecs.css